Design and Optimization of Dynamically Reconfigurable Embedded Systems
نویسندگان
چکیده
In this paper, we target on architecture consisting of a processor and a field programmable gate array (FPGA), where the FPGA can be reconfigured in run-time to perform different tasks. Dynamic reconfiguration provides a performance/cost advantage over load-time configuration, but a good design methodology is essential. We describe a C-based design flow for the architecture. To address the performance concern, a concept of two-stage optimization is proposed, and various design steps are defined and applied. An MPEG-2 decoder is taken as a design example. The preliminary results show the effectiveness
منابع مشابه
Dynamically Co-synthesis of H/w & S/w and Optimization in Reconfigurable Embedded System
Field Programming Gate Array (FPGA) play an important role in reconfigurable computing. Reconfigurable computing has been used to build reconfigurable embedded system. Reconfigurable embedded System is dynamically changing in the hardware circuit at runtime with the reconfigurable characteristic of Programmable Logic Devices like FPGA, to give the system advantages in both hardware and software...
متن کاملA review of high-level synthesis for dynamically reconfigurable FPGAs
Dynamically Reconfigurable Field Programmable Gate Arrays (DR FPGAs) change many of the basic assumptions of what hardware is. DR FPGA-based dynamically reconfigurable computing has become a powerful methodology for achieving high performance while minimizing the resource required in the implementation of many applications. The key to harnessing the power of DR FPGAs for most applications is to...
متن کاملAdaptive Online Performance and Power estimation Framework for Dynamic Reconfigurable Embedded Systems
Runtime dynamic reconfiguration of field-programmable gate arrays (FPGAs) and devices incorporating both microprocessors and FPGA has been successfully utilized to both increase performance and reduce power consumption for embedded applications. Previous approaches primarily utilized design time information to schedule the reconfiguration process. While these methods are successful, they do not...
متن کاملDynamically reconfigurable hardware for embedded control systems
This thesis explores the use of dynamically reconfigurable hardware for the realisation of embedded control systems, using the most well-known example of this kind of technology: Field Programmable Gate Array (FPGA). The focus of the first part of the thesis is on assessing the resource utilisation of FPGAand CPU-based realisations, relating the results to the algorithmic characteristics of the...
متن کاملEmbedded Linux as a Platform for Dynamically Self-Reconfiguring Systems-on-Chip
We have previously argued the benefits of embedded Linux as an operating system platform for reconfigurable system-on-chip design. In this paper we describe our approach building tools for the implementation of dynamically and self-reconfigurable systems, and show that embedded Linux is a natural and powerful platform on which to build these tools. We present examples and demonstrations that sh...
متن کامل